基于FPGA的信道誤碼測試儀設計與實現(xiàn).pdf

1、北京交通大學碩士學位論文基于FPGA的信道誤碼測試儀設計與實現(xiàn)姓名：方琪申請學位級別：碩士專業(yè)：信號與信息處理指導教師：胡紹海201106ABSTRACTABSTRACTBitE仃or脅e(BER)isVeDr砌uable鋤dimport觚ttoeVal腳enlepe墑manceofC0mmuIlication觚missiondeVicesortheq眥lityofammsIIlissionsystemAndtlleBERtesteri

2、suSedintheproductiondebuggiIlg，testing，iIlSpectingaIlddayto—daymainten鋤cefor仃aIlsInissionequipme鴝wKchisuSedaSdetectiontoolforreliabili鑼ofacommⅧ：licationsystemTllisdissertationcomes丘omapI捌calresearchproject，nlepu叩oseist0d

3、esignaIldrealizeaBERtesterincommuIlicationchaImel，Whichcansupportm鋤ytⅥ)esofne咖rksbasedon舭DSPandFPGATheBERtesterreral咖smefollo啦劬ctioIlsbaLsed0nⅡles仃ucn鵬oftraditionalBERtesterFirstly，manyt)伊esofinterfkeofBERteSter甜e鍘血a：ble

4、forcomm謝cationSystemsinord筋t0meetawiderangeofnetworkliIlestestiI培requirememsSecondly，theou_tput訛rateistunable，nearlyfbm32kb／st08192kb／s，nle恤rdly，mecharacteristicsofcom蛐Injcationch砌∞lcanbesinlulated，byinsertiIlgmaIlually協(xié)

5、edelay鋤ldtheerrorbitofdi丘erentdis仃ibutionchamcteristicsThef0刪1lytouch—screenisuSedfortheh_ulnan—computeriIl_temctioll，晰Ⅱlreal—t泌ledisplayinnlitivelySousersc卸seeⅡleinspectionresultsrecordedbyFPGAiIltiIIle111ewholedesi盟ofm

6、eBERtesteriIlcomm疵cationCh砌∞lismroductedin“sdissertationTheⅥiDLlallg眥geisuSedtealize健le劬ctiollsofsi粵lalprocessmgu疵0nFPGAnem抽work妣ludes也efollowing：1、Select啦nle帥esofinterfaCe，仃uIl玉【mtesaIldpseudomIldomcode笛tlleseningsviath

7、etouchscreen；2、SendingⅡlesignalaccordiIlgwithcertaill‰e咖ture；3、DistiI垮lishmgsynchronollscode觚ddeteCtingbitenDrrateformereceivedsi伊lal；4、S訓atiI培也echarac矧sticsofcomm嘶cationch咖elbyillseningtheefrorbitmlddelaymaIlIIally；5、Re