面向SOC的UART及DMA控制器IP軟核的設(shè)計(jì).pdf

1、山東大學(xué)碩士學(xué)位論文面向SOC的UART及DMA控制器IP軟核的設(shè)計(jì)姓名：陳玉梅申請(qǐng)學(xué)位級(jí)別：碩士專業(yè)：微電子學(xué)與固體電子學(xué)指導(dǎo)教師：林兆軍20070510山東大學(xué)碩士學(xué)位論文ABSTRACTWitllmed“elopIIlcntoftheSuperLargeScaleInt咧eCircuita11dmede印飄mmicronfabricateteIjhnology，desi口1lsingSOC(SyStern_onaChip)meIl

2、lod0109yisbecomiIlgmc打endofmeImegrateCircuithldus略Astlleb嬲eofsOcdesigIl’IP(IIltclle葉吼lPropcrty)coreplaysaniIIlponatltpart，notoIllyiIlⅡ”SoCindus咄butalsoinmetotalInt刊eCircuitmdus咄UART(UIliversaIAsyIlchrono吣Receiver門曙鋤smm砷a

3、ndDMAC(DirectM鋤oryAcc髂sCon仃oller)aretheimport鋤tcompon即惚ofmempu“outputsyst鋤Besid部，tlleyarebotllinve叮commonu∞inmeSOCsystcnlUndcrthebackgro硼dtllatwearedroppedinnle口Corcindushy，鋤doIlrcoresarepoorinbotllqua確ty鋤dquali劬t11isp印e

4、ffocllsedontlleresearch、vorkoftbeReusableDesi盟Metllodology，孤dacbjevedinmedesigningofU燦汀andDMACDCoreTheworknotoIllyprovidedmepraI：ticcexpericIlccOfIPCoredesi踮，butalsoe血chednleIPCorelib刪yofollfcollIlt夠First，t11e窘∞eraliIl協(xié))

5、duceofnlehlput／outputsystemis垂VeniIlmepap％whidhistlleb嬲isoftlledesignandimplelnenta_tionFunher’med銘ignideaanddesi弘dctailsofeachmoduleinmeUARTdesi驢alldDMACdesi印aredescribcdTheAPBb璐isllsedintheUARTdesi肛，州tlladi百talfilter觚d

6、nlc缸lctionofautobaudratedetectillcludcdhltlleDMAcon昀11％AHBb11sisuscd，鋤dmultitrigg盯mode鋤dmulti一仃ans硒。modearcincluded，wIlichmal【edatat捌1s斷bet、vcenperipheral趾dperip瞄al，m鋤oryaIldm鋤oⅨorp耐pheralandmernofypossibleFinally，tl圮v甜f

7、icationplaIla11dtheresultarepresentcdiIltllisp印既ne鋤tirevcrificationisdi“dediIlto鉚od印咖ents：t11elo舀cV鰣fication姐dt1]lepe響mancev舐fication姐ersynthesishltllelo百cV嘶ficafionperiod，mllyw村ficationis百veIlbotllinmesin西emodule1“dands