基于fpga的h.264幀內(nèi)預(yù)測(cè)與幀間預(yù)測(cè)設(shè)計(jì)

1、重慶大學(xué)碩士學(xué)位論文基于FPGA的H.264幀內(nèi)預(yù)測(cè)與幀間預(yù)測(cè)設(shè)計(jì)姓名：何春芬申請(qǐng)學(xué)位級(jí)別：碩士專業(yè)：信號(hào)與信息處理指導(dǎo)教師：張玲20090603英文摘要ABSTRACTH264廠AVCisthenewest訪deocodiIlg嗽唧dard，w11ichisjointlyestablishedbyITUT甜ldISoTherearemanyadVar她gesillH264such嬲llighcompressionratio，11i曲i

2、mageq砌i饑excellentnet、砌rkcompatibili夠arldsoonItis印pliediIlmoreandmore誦desp陀adfieldsuchaSdigitaltelevisionbmadcaSt，real一tiIlle啊deocommullication，nc帆orkVideos仃e蛐g(shù)仃aIls面ssioIl，multimediamessagearldotherVariousaspectsAtpresen

3、t，HardWarerealizationllasbecome也ehotspotforH264encoderIntmprediction鋤diIlterpredictionarethecriticalmodulesforH264encoderoflligllcompressionratio觚dquali夠Inordert0matCht11erequestofresourcecost鋤dreal血einH264eIlcoderIPcore

4、，t11eiIl_traaIldinterpredictionmodulearemailllydesignedforh乏盯dwareimplementiIltllep印erIIld印t11s眥yofmeH264“deoco哪)ression塒nciple鋤dconsid耐ngoft11ech嬲lCteristicsofFPGAandSOPC，tllep印erpresentsaH264videoencodingsystem疳鋤eworkb

5、asedonSoPCIllordertodes啦forhardwarerealization，mealgorimmsofi11吼arldiIlterpredictionareiIIlproVedratiormllyThep印eralsoaccomplishesme把刪慨designofintrapredictionaIldmotionestimationmodules111epapermailllyincludesthefollowin

6、gcontents：11kpaperdeeplystudiestl：屺嘶ticaltecllllologiesofH264VideocOmpressionaIldpresemsoneH264encodiIlgsystem缸IIIleworkbaSedonSOPCcombiningmech糾溜cteristicsofSOPCandpipeliIling27rhepaperdesignsmeirltrapredictionmoduleinH

7、264encodingsystemARer觚alysingindep協(xié)吐le砸ncipleof砌predictio瑪oneu11ifiedcomputingmodelisputt0usetocompleteallofthepredictionmodes。AndalSoa4wayparallelcollfigurables劬ctureispresentedtospeedupt11eprocessT11is咖tlJrebalallcesbe

8、t、)舊ent11eprocessingspeeda11dthehardwarecost，musitshardwareimplementationemcencyisVer)rlli曲3Tllep印erdesi印sme砥rpredictionmoduleinH264encodingsystemARef鋤mysisandcomparisononV撕ouSmotionestimationalgoriⅡlms，Kerarcllicalnmsea

9、r℃h甜gori婦wMchbalancesbe、veenthehardⅥ廠aIrecomplexityandper南衄anceisuSednrou班parallelandpipeliningprocessing，t11es臼Ⅵc：tureforFPGArealizationisdesi印ed鋤dnleda_t乏Lflowisa11alysedillsuccession1ksearcharrayisdesi印edma：I【ingfhnus